Layout design (topography) of integrated circuit